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ABSTRACT Hardware and software co-design 
is a design technique which delivers computer systems 
comprising hardware and software components. A crit- 
ical phase of co-design process is to decompose a pro- 
gram into hardware and software. This paper pro- 
poses an algebraic partitioning method whose correct- 
ness is verified in the algebra of programs. We introduce 
the program analysis phase before program partitioning 
and develop a collection of syntax-based splitting rules, 
where the former provides the information for moving 
operations from software to hardware and reducing the 
interaction between components, and the latter supports 
a compositional approach to the program partitioning. 
1 INTRODUCTION 
The design of a complex software product like a nu- 
clear reactor control system is ideally decomposed into 
a progression of related phases. It starts with an in- 
vestigation of the properties and behaviours of the pro- 
cess evolving within its environment, and an analysis 
of requirement for its safety performance. From these 
is derived a specification of the electronic or program- 
centered components of the system. The project then 
may go through a series of design phases, ending in a 
program expressed in a high level language. After trans- 
lation into a machine code of the chosen computer, it is 
executed at high speed by electronic circuitry. In order to 
achieve the time performance required by the customer, 
additional application-specific hardware devices may be 
needed to embed the computer into the system which it 
controls. 
With chip size reaching one million transistors, the 
complexity of VLSI algorithms is approaching that of 
software algorithms. However, the design methods for 
circuits resemble the low level machine language pro- 
gramming methods. Selecting individual gates and reg- 
isters in a circuit like selecting individual machine in- 
struction in a program. State transition diagrams are like 
flowcharts. These methods may have been adequate for 
small circuit design when they were introduced, but they 
are not adequate for circuits that perform complicated al- 
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gorithms. Industry interest in the formal verification of 
embedded systems is gaining ground since an error in a 
widely used hardware device can have significant reper- 
cussions on the stock value of the company concerned. 
In principle, proof of correctness of a digital device can 
always be achieved by making a comparison of the be- 
havioral description of the circuit with its specification. 
But for a large system this would be impossibly labori- 
ous. What we need is a useful collection of proven equa- 
tions and other theorems, which can be used to calculate, 
manipulate and transform the specification formulae to 
the product. 
Hardware/software co-design is a design technique 
which delivers computer systems comprising hardware 
and software components. A critical phase of co-design 
process is to partition a program into hardware and soft- 
ware. This paper proposes a partitioning method whose 
correctness is verified using the algebraic laws developed 
for the high level programming language. To meet per- 
formance goals, and reduce the communication between 
components, our approach combines the program anal- 
ysis technique with the, syntax-based splitting rules to 
move heavy-weight operations from software to hard- 
ware. The allocation of variables is also based on the 
data flow analysis of the source program. One of the ad- 
vantages of our method is the integration of the splitting 
phase with the joining phase of the partitioning process. 
It optimizes the underlying target architecture, and facil- 
itates the reuse of hardware devices. 
The algebraic approach advocated in this paper to ver- 
ify the correctness of the partitioning process has been 
successfully employed in the ProCoS project on “Prov- 
ably Correct Systems”. The original ProCoS project 
[6] concentrated almost exclusively on the verification 
of standard compiler of a high-level programming lan- 
guage based on Occam down to a microprocessor based 
on Transputer [5].  Sampaio showed how to reduce the 
compiler design task to one of program transformation; 
his formal framework is also a procedural language and 
its algebraic laws [16]. Towards the end of the first phase 
of the project, Ian Page et a1 made rapid advance in 
the development of hardware compilation technique us- 
ing an Occam-like language targeted towards Field Pro- 
grammable Gate Arrays [ 121, and He Jifeng et (11 pro- 
vided a formal verification of the hardware compilation 
scheme within the algebra of Occam programs 141. 
Recently, some works have suggested the use of for- 
mal methods for the partitioning process [ 1, 2, 171. Bal- 
boni et ul adopt Occam as an internal model for the sys- 
tem exploration and partitioning strategy. Cheung pur- 
sues the structural transformation and verification within 
the functional programming framework. However, nei- 
ther has provided a formal proof for the correctness of 
the partitioning process. In 1171, Silva et a1 provide a for- 
mal strategy for carrying out the splitting phase automat- 
ically, and present an algebraic proof for its correctness. 
However, the splitting phase delivers a large number of 
simple processes, and leaves the hard task of cluster- 
ing these processes into hardware and software compo- 
nents to the clustering phase and the joining phase. Fur- 
thermore, additional channels and local variables intro- 
duced in the splitting phase to accommodate huge num- 
ber of parallel processes actually increase the data flow 
between the hardware and software components. 
The remainder of this paper is organized as follows. 
Section 2 describes the splitting strategy. Section 3 in- 
troduces the programming language we adopt and ex- 
plores its algebraic laws. Section 4 poses the static 
analysis that we perform on the source program. Sec- 
tion 5 investigates the underlying target architecture of 
hardware/software components. Section 6 provides the 
syntax-based hardware/software splitting rules in both 
bottom-up and top-down styles. A simple conclusion is 
followed in section 7. 
2 SPLITTING STRATEGY 
Our partitioning strategy is described as follows. Sup- 
pose a source program has been coded by the program- 
mer in the source programming language out of the 
customer’s requirements. A static analysis [l 11 is per- 
formed on that program to obtain useful statistical data, 
such as quantitative information concerned with occur- 
rences of expressions and variables, distributive infor- 
mation with respect to those variables occurring in ex- 
pressions. Based on this analysis, the programmer marks 
those parts of the program that are worth to be imple- 
mented by hardware and leaves others to software, and 
as well divides the interface of the program to two dis- 
joint parts. The program marking and interface partition- 
ing are conducted by the following guidelines: 
0 Generally busy expressions should be marked out 
and implemented by hardware, to gain high perfor- 
mance. 
0 Analogously, busy variables should be allocated to 
hardware, to make high-speed access available, whereas 
the remaining variables and large scale data structures, 
such as arrays, should be left to software, to achieve 
lower cost. 
The number of interactions between software and 
hardware should be minimized since they incur high 
cost. 
0 Additionally, the customer’s demands concerned 
with the performance and the cost should be taken into 
account. 
We take such a marked program as input of our hard- 
ware/software splitting process, which generates as out- 
put a program comprising of two concurrent processes 
representing software and hardware components respec- 
tively. 
3 PRELIMINARIES 
The language we select to perforin hardwarekoftware 
partitioning is a subset of Occam which was designed for 
constructing communicating systems. 
1. Sequential Process: 
S ::= PC (primitive command) 
I S; S (sequential composition) 
I S a b D S (conditional) I b * S (iteration) 
I (g S) 0 (g S) (guardedchoice) 
I var z 0 S (variable declaration) 
where PC::=  (x : = e )  I skip I I I c ! e  I c ? z  
and g is skip or a communication event c ! e or d ? 5 .  
2. Parallel Program: 
In later discussions, we adopt Vur(P) and Chan(P) to 
denote the set of variables and channels employed by P. 
As a subset of Occam, the language enjoys a rich set of 
algebraic laws presented in 115, 3, 7, 9, 81. We explore 
a collection of algebraic laws ([13]) which will be em- 
ployed within the proofs in the following sections. Here 
we omit them to meet the limit of space. 
We introduce an ordering relation between two pro- 
grams as follows before further discussion. 
Definition 3.3 (Refinement) 
Given programs P, Q ,  we say Q is a refinement of P,  
denoted as P 5 Q, if (skip P)j(skip Q) = P is 
algebraically provable. 
P ::= s I P 1 1  P 
4 THE STATIC A,NALYSIS 
This section illustrates a sample static analysis, busy 
expression and busy variable analysis, performed on the 
source program, which provides primitive but useful in- 
formation to the programmer to assist the appropriate 
hardware/software marking and interface partitioning of 
the source program, aiming to gain higher performance 
and achieve lower cost. 
First, we introduce a function conzplex for expressions, 
which specifies the complexity of expressions. 
Definition 4.1 complex : Expl- + N is inductively 
defined on the structure of expressions: 
complex(v) =df 1, for any variable ‘U, 
complex(c) =df 0, for any constant e, and 
compZex(op(e1,. . . , e,)) =df 
C:xl complex(e,) + complcx(op), 
where o p  is any operator used to construct expressions in 
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the source language, and complex(op) is defined by the 
programmer in accordance with the complexity of op. 0 
An expression is regarded as a busy expression if it oc- 
curs often in the program or owns an intricate structure. 
The analysis generates a table to record the occurrence 
frequency of expressions. 
where S is a program, ?%(e) represents the number of oc- 
currences of the non-trivial expression e in S,  i.e., e is 
neither a single variable nor a constant. From this table, 
the designer can figure out those busy expressions. 
@(S) = { (e: ,n(e) )  1 e E E x p r ( S ) } ,  
The analysis produces a table 
*(S) = { (v ,ese t (v ) )  I U E Var(S)}  
for variables employed by S ,  where eset(v)  is the set of 
expressions containing the variable v. Such a table can 
provide helpful information for the variable partitioning. 
We propose an algorithm to generate the results of the 
analysis, which is omitted here because of the limit of 
space. Readers can refer to [ 13, 141, where the former 
presents the details of the simple analysis, the latter poses 
a more detailed analysis which takes data types and pro- 
cedures/subroutines into account and illustrates an exam- 
ple with respect to the design of an ATM switch. 
5 THE HARDWAREBOFTWARE 
TARGET ARCHITECTURE 
This section describes the target architecture of our 
partitioning approach by confining hardware and soft- 
ware components to specially chosen forms. To synchro- 
nize their activities, we introduce a simple handshaking 
protocol to streamline communications between them. 
Suppose B = {r3 , a3 I j E I }  is a set of channels, we 
define CP(B)  as a subset of the source language, com- 
prising processes C with Chan(C) 2 B and one of the 
following forms. 
(1). a sequential process not using channels in B. 
(2). r3  ! e;  C ;  a3 ? IC, where C is a member of C P ( B )  
not interacting via any channel in B. 
(3). ci; Cz, or ci a b D c2, or (91 ci)u(g2 cz), 
where both gz and C, lie in C P ( B ) ,  fo r i  = 1,2.  
(4). b * C, where C is a member of C P ( B ) .  
To simplify the interface design, we confine the inter- 
actions between the hardware and software components 
to the communications along the channels from the set 
B. Our partitioning rules will select the software com- 
ponents from the set C P ( B ) ,  and organize the hardware 
component in the form of 
where none of &I3 mentions channels in B. The com- 
municating process D represents a digital device which 
offers a set of services to its environment, each of which 
responds to a request from its environment on an input 
channel r3 by running the corresponding program M ,  
and delivering the result to the output channel a3  after- 
wards. 
We denote as H ( B )  the set of those processes which 
D = p X  0 (u3EI(r3?53;M3;u3!Y3;X)nskip) 
own the same form as D. 
Theorem 5.1 For any C1, C2 in C P ( B ) ,  we have 
(C, ;Cz)  II D = (Cl II D ) ;  (C2 II D). 0 
The proof (presented in [13]) is omitted here because of 
the limit of space. 
Corollary 5.2 If C E C P ( B ) ,  then 
( b * C )  I I D = b * ( C I I D ) .  0 
6 SYNTAX-BASED SPLITTING 
RULES 
This section is devoted to the design of program split- 
ting rules. First we show how the static analysis affects 
the partition of primitive commands into hardware and 
software components. Secondly we demonstrate how 
to construct hardware and software parts of a construct 
from those of its constituents. We establish the correct- 
ness of those rules by using the algebraic laws we have 
explored. 
We introduce a predicate Split, which will be of great 
help in formalizing the decomposition rules. 
Definition 6.1 (Split) 
Let B = { r j ,  aj I j E I } .  Given the source program S ,  
its hardware/software partition (C, D )  is specified by the 
following predicate: 
Split,(S, C,  D )  =df 
S C (C 1 1  D )  A Var(C) n Var(D) = 0 A 
Chan(C)f lChan(D) = B A 
Chan(C).Znput n Ckan(D).Znput = 0 A 
Chan(C).Output n Chan(D).Output = 0 A 
C E C P ( B )  A D E H ( B )  0 
The splitting task can be undertaken in two different ap- 
proaches: the bottom-up approach and the top-down one, 
where the former builds the hardware component from 
the marked source program in one step, and constructs 
the software component from those of its constituents, 
whereas the latter assembles both the hardware and soft- 
ware components from those of its constituents. 
A complete set of splitting rules are explored in [13]. 
Here we only present four of them for the space limit. 
Bottom-up Rule for Sequential Composition 
SplitB(&, Ci, D ) ,  i = 1 , 2  
Var(S1) = Var(S2), Chan(C1) = Chan(C2) 
Split, (Si ; s2, c1; c, , D) 
Bottom-up Rule for Iteration 
Split,(S, C ,  D ) ,  V ~ r ( b )  Var(C) 
Split, ( b  * SI b * C, D) 
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Before presenting the top-down splitting rules, we in- 
troduce the notion of interjuce-consistency on hardware 
components: 
Definition 6.2(Intevface-consistency) 
Let Dk =df p x  ( 0 2 E ~ k  (T,?Ic,; hf,; U , ! y , ;  X)(lskip), for 
IC = 1,2,  D1 and DZ are said to be interface-consistent, 
denoted by Consistency(D1, DZ), if 
Var(D1) = Var(D2), and 
Chan(Dl)\Bl = Chan(D;?)\&, 
where B, =df { T ~ ,  u3 I j E I,}, fo r i  = 1,2.  
In such a case, we define 
D = union(Dl,&) =df 
PX (nzEI1”&?G; Mz; a,!y,; X)Uskip) 0 
We present two splitting rules in the top-down approach 
as follows. 
Top-down Rule for Conditional 
splitBi (Si, ci, Di) ,  i = 1 , 2  
Var(S1) = Var(S2), Chan(S1) = Chan(S2) 
Consistency(D1, Dz), D = union(&, 0 2 )  
Var(b) c Var(C1) 
SplitBl”B2 (si a b D s2, c1 4 b D ‘ 2 2 ,  D )  
Top-down Rule for Guarded Choice 
Splitgi(Si, Ci, Di ) ,  i = 1 , 2  
Var(S1) = Var(Sz), Chan(S1) = Chan(S2) 
Consistency(D1, D z ) ,  D = union(Dl,D2) 
Var(gi) Var(CI), Chan(gi) c Chan(C1), i = 1 , 2  
SPlitBl”B2((91 S1)0(92 Sz), (91 G)O(gz C2): D )  
Based on the results of the analysis, an assignment U := 
e(.) can be decomposed to hardware and software com- 
ponents. We present one case here, others in [ 131. 
Case 1: e(.) is a busy expression, however, U , .  have 
been allocated to the software component. 
SplitB(U := e(v ) ,  C,  D ) ,  where 
C =df ( ~ j  ! v ;  a3 ? U ) ,  and 
D =df ( ~ j  ? x; y := e(z); u3 ! y) 0 
7 CONCLUSION 
This paper shows how the hardwarelsoftware parti- 
tioning problem can be tackled in the algebra of pro- 
grams. The partitioning task consists of the static pro- 
gram analysis phase and the splitting phase, where the 
former provides the information for moving operations 
from software to hardware and reducing the communica- 
tion between components, and the latter supports a com- 
positional approach to the program partitioning. To syn- 
chronize software and hardware components, and reduce 
the complexity of their interface, we introduce a simple 
handshaking protocol, and propose a normal form for the 
hardware components. The correctness of the splitting 
process is verified using the algebraic laws of the source 
language. 
REFERENCES 
[ l ]  A. Balboni et al, “Partitioning and Exploration 
Strategies in the TOSCA Design Flow”, In Pro- 
ceedings of Fourth Internationar‘ Workshop on Hard- 
ware/SofhYare Codesign, 62-69, IEEE Computer 
Society Press, (1996). 
[2] T. Cheung, “A Multi-level ‘Transformation Ap- 
proach to HardwareEoftware (Eo-design”, In Pro- 
ceedings of Fourth International Workshop on Hard- 
ware/Software Codesign, 10-1 7 ,  (1 996). 
[3] He Jifeng, Provably Correct Systems: Modelling 
of Communication Languages and Design of Opti- 
mised Compilers, McGraw-Hill Publisher, 1994. 
[4] He Jifeng, I. Page and J. Bowen, “A Provable Hard- 
ware Implementation of Occarn”, Lecture Notes in 
Computer Science 7 1 1,693-703, (1 993). 
[5] He Jifeng and J. Bowen, “Specification, Verification 
and Prototyping of an Optimised Compiler”, Formal 
Aspect of Computing 6,643-658, (1994). 
[6] He Jifeng et al, “Provably Correct Systems”, Lecture 
Notes in Computer Science 863,288-335, (1994). 
[7] C.A.R. Hoare, Communicating Sequential Pro- 
cesses, Prentice Hall, 1985. 
[8] C.A.R. Hoare and He Jifeng, Unifying Theories qf 
Programming, Prentice Hall, 1998. 
[9] C.A.R. Hoare et al, “Laws of Programming”, Com- 
munications of the ACM, Vol30(8): 672-686, 1987. 
[ 101 Mathematics of Program Construction Group, 
“Fixed-point Calculus”, Information Processing Let- 
ters, 53(1995) 131-136. 
[ 111 Flemming Nielson, Hanne Riis Nielson, and Chris 
Hankin, Principles of Program Analysis, Springer- 
Verlag, 1999. 
121 Ian Page and Wayne Luk, “Compiling Occam into 
FPGAs”, in FPGAs, eds., Will Moore and Wayne 
Luk, 271-283, Abingdon EE&CS books, 1991. 
131 Qin Shengchao and He Jifeng, “An Algebraic Ap- 
proach to Hardwarelsoftware Partitioning”, Techni- 
cal Report 206, UNU/IIST, June, 2000. 
141 Qin Shengchao and He Jifeng, “Partitioning Pro- 
gram into Hardware and Software”, draft paper, 
UNUIIIST, August, 2000. 
151 A.W.Roscoe and C.A.R. Hoare, “Laws of Occam 
Programming”, Theoretical Computer Science, Vol 
60: 177-229, 1988. 
161 August0 Sampaio, “An Algebraic Approach to 
Compiler Design”, World Scientijic, (1 997). 
171 L. Silva, A. Sampaio and E. Barros, “A Nor- 
mal Form Reduction Strategy for Hardwarekoftware 
Partitioning”, Formal Methods Europe (FME) 97, 
LNCS, 1313,624-643, (1997). 
2 7 6  
